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SiGe pchannel MOSFETs with tungsten 
gate 
G .  Ternent, A. Asenov, I.G. Thayne, D.S. MacIntyre, 
S. Thoms. C.D.W. Wilkinson, E.H.C. Parker and 
A.M. Gundlach 
A self-aligned SiGe p-channel MOSFET tungsten gate process 
with 0.1 pm resolution is demonstrated. Interface charge densities 
of MOS capacitors realised with the low pressure sputtered 
tungsten process are comparable with thermally evaporated 
aluminium gate technologies (5  X 1010cm-2 and 2 X I0"cm for 
W and AI, respectively). Initial results from lpm gate length SiGe 
p-channel MOSFETs using the tungsten-based process show 
devices with a transconductance of 33mS/mm and effective 
channel mobility of 190cmz/Vs. 
Inntrodziction: Recently there has been significant improvement in 
the performance of SiGe p-channel MOSFETs, strained Si n-chan- 
ne1 MODFETs and scaled bulk Si devices [l - 31. The motivation 
for these enhancements is driven by CMOS shrinkage require- 
ments, but also by the goal of realising microwave and millimetre 
wave Si-based transceiver circuitry compatible with a standard 
CMOS process flow. 
One of the outstanding technological issues limiting the per- 
formance of 0 . 1 ~  gate length Si-based MOSFETs for both 
CMOS and R F  applications is the high resistance of conventional 
poysilicon gate processes [4]. This has led to the development of 
complex silicide and salicide gate stack processes [5] as well as the 
demonstration of metal gate CMOS devices [6]. 
In this Letter a self-aligned SiGe p-channel MOSFET tungsten 
gate technology with 0.1 pn resolution is described, together with 
the first results on lpn gate length SiGe p-channel MOSFETs 
realised with the process. 
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Fabrication: The layer structure on which devices are fabricated 
was grown by MBE and is shown in Fig. la .  Using both step and 
linear grading, a maximum Ge concentration of 40% in the chan- 
nel was achieved. The 200nm buffer layer, doped at 5 x 101'cm 
n-type with Sb, is grown on an n-type Si substrate doped at 5 x 
1016m-3. The channel comprises three layers: a 2nm SiGe layer 
graded from 0 to 10% Ge followed by a l0nm SiGe layer graded 
from 10 to 40u/0 Ge, then a 5nm SiGe layer graded from 40 to 0% 
Ge. Approximately 5nm of the lOnm Si cap layer is consumed 
during the cleaning and oxidation processes. All layers above the 
buffer are nominally undoped at a background level of 1015cm-3 n- 
type. 
The device process flow begins with the growth of a 6nm gate 
oxide using a 200min dry thermal oxidation performed at 750°C 
to prevent any out-diffusion of Ge during the oxide growth. A fur- 
ther 30min 750°C anneal in an argon atmosphere results in a 
device quality oxide layer. Next, the lOOnm thick tungsten gate is 
deposited by RF sputtering at a pressure of 2mtorr and power of 
1OOW. To enable an assessment of the damage induced by the 
sputtered tungsten process to be made, lO0nm thick thermally 
evaporated aluminium gate MOS capacitors were also defined for 
comparison. 
Tungsten gates with minimum feature sizes of l0Onm as shown 
in Fig. lb, were fabricated using a Leica Microsystems Lithogra- 
phy LTD EBPG5 beamwriter and AZPN114 negative tone resist 
to define the geometry, followed by tungsten patterning with a 
2min, lOOW SF, reactive ion etch performed at 9mtorr. Zn situ 
reflectometry was used during the SF, etch to stop the gate metal 
etch on the thin 6nm SiO, layer [7]. The self-aligned source and 
drain contacts were produced using a shallow (< 1OOnm) BF, 
implant at an energy of lOkeV and a dose of 1015atom/cmz acti- 
vated by a 10s 900°C anneal. Source and drain metallisation of 
l O O n m  AlSi was followed by a 5min 400°C anneal. Finally, the 
devices were shallow trench isolated with a Smin, lOOW SF, reac- 
tive ion etch performed at 9mtorr. 
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Fig. 2 CV characteristics of W and A1 MOS capacitors (20nnz thick 
oxide) 
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Results: Fig. 2 shows the CV curve of SiGe-SiO, capacitors real- 
ised using both the sputtered tungsten and evaporated aluminium 
gate metallisations. The interface charge densities calculated from 
the flatband voltage shifts are 5 x 101ncm2 and 2 x 1011cm2 for W 
and Al, respectively, showing that the sputtered tungsten gate 
process causes only a small amount of damage. In addition the 
larger work function of tungsten results in a lower flatband volt- 
age and thus a reduced threshold voltage when compared with the 
aluminium gate capacitors. 
Using both the van der Pauw and four probe TLM methods, 
the resistivity of the lOOnm thick sputtered tungsten gate metal 
film was determined to be 1.2CY0, a factor of 3 lower than similar 
geometry polysilicon and silicide gate structures [8]. The measured 
resistivity was independent of gate length down to 1OOnm. 
Fig. 3 shows the Z,, (&, V,,) and g,, ( V,?) characteristics of a 1 x 
l O O m m  gate length SiGe MOSFET realised using the process 
described above. The maximum extrinsic transconductance is 
33mS/mm. Estimating the channel hole concentration from the 
C O  characteristic of the device and accounting for the channel 
access resistance of 5000 measured with TLM structures, an effec- 
tive channel mobility of 190cm2/Vs was extracted from the chan- 
nel conductance at low drain bias (V,, = -0.1 V). 
Conclusion: We have demonstrated a self-aligned SiGe p-channel 
MOSFET tungsten gate process with 0.1 p resolution. Interface 
charge densities of MOS capacitors realised with the low pressure 
sputtered tungsten process are comparable with thermally evapo- 
rated aluminium gate technologies (5  x 10”km2 and 2 x 10i1cm2 
for W and AI, respectively) indicating that this a low damage 
process. The use of a tungsten gate produces devices with gate 
resistances of 1.2CYU independent of gate length down to lOOnm, 
making this process an attractive candidate for the realisation of 
low gate resistance devices for RF  applications. 
Initial results from 1 pn gate length SiGe p-channel MOSFETs 
using the tungsten-based self-aligned gate process yielded a 
transconductance of 33mS/mm and effective channel mobility of 
1 90cmz/Vs. 
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Ultra-shallow junction technology by atomic 
layer doping from arsenic adsorbed layer 
Y.H. Song, J.C. Bae, M. Oonishi, T. Honda, H.  Kurino 
and M. Koyanagi 
A novel S/D junction technology for realising sub-0.1pm 
NMOSFETs is proposed. In this technology, S/D extensions are 
formed using arsenic (As) diffusion from an As adsorbed atomic 
layer on the silicon surface by high temperature RTA. This 
method provides an extremely shallow extension (below 20nm) 
with low sheet-resistance (below 2kniO), maintaining a low 
junction leakage. NMOSFETs fabricated using this technology 
show better suppression of the short channel effect compared to 
conventional FETs. 
Introduction: In sub-0.1 pn NMOSFETs, an extremely shallow 
junction in a source and drain region is required to suppress a 
short channel effect (SCE). Recent shallow doping methods 
instead of low energy As implantation have mainly used phospho- 
rus ion as a dopant [l]. Although As is the preferred N-type 
dopant in the shallow junction formation, another As doping 
method apart from ion implantation has not been presented until 
now. 
In this Letter, we investigate the As diffusion from an As 
adsorbed atomic layer on the silicon surface, and propose process 
conditions to achieve ultra-shallow junction with low resistance 
and low junction leakage. Finally, the device characteristics of sub 
0.1 p NMOSFETs fabricated by this method are evaluated. 
silicon substrate 
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Fig. 1 Typical SIMS profiles under different R T A  conditions of As 
atomic layers formed by ASH, injection at 550 “C for 30min 
Shallow junction formation: The As layer doping consists of three 
essential steps. First, ASH, is supplied to the silicon surface for the 
As layer formation. Secondly, non-doped silicon glass (NSG) film, 
used as a capping film, is deposited on the As adsorbed layer by 
using the AF’CVD method. Thirdly, rapid thermal annealing 
(RTA) is carried out. The maximum As coverage (0.95 monolayer) 
on the silicon surface was obtained at ASH, reaction temperature 
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